

T12J Block Diagram

Discharge
PAGE 30

Switch & LED
PAGE 44

DCIN & BAT
Connector
PAGE 45

Vcore Power
PAGE 50

System Power
PAGE 51

I/O Power
1.5VS & 1.05VS
PAGE 52

I/O Power
DDR & VTT
PAGE 53

I/O Power
+3VA & +2.5V
PAGE 54

VGA Power
Core & VRAM
PAGE 55

Power Charge
PAGE 56

Power Detect
PAGE 57

Power Protect
PAGE 58

Power
Load Switch
PAGE 59

Power
FLOWCHAT
PAGE 60

Power Signal
PAGE 61

GDDR2 32Mx16 x4
PAGE 23

LCD
PAGE 24

CRT
PAGE 25

TV-OUT
PAGE 25

DVI
PAGE 25

Nvidia
G72M-V
PAGE 19,20,21,22,23,24,25,26

TPM 1.2
INFINEON SLB9635
PAGE 49

ISA ROM
PAGE 43

EC
ITE IT8510E
PAGE 40

Internal KB
PAGE 41

Touch Pad
PAGE 44

4 in 1 Card
Reader
PAGE 36

Ricoh R5C832
PAGE 34,45,36

1394
PAGE 35

LAN
Realtek RTL8100CL
PAGE 31,32

CPU
YONAH MEROM
31W 34W
PAGE 3,4

PSB
667MHz

NORTH
BRIDGE
Intel 945PM
PAGE 5,6,7,8,9,10,11

CLOCK GEN
ICS 954310
PAGE 29

THERMAL CONTROL
ADT7473ARQZ
PAGE 28

DDR2

DDR2

DDR2 SO-DIMM0
PAGE 16

DDR2 SO-DIMM1
PAGE 17,18

x4 DMI

SOUTH
BRIDGE
ICH7-M
PAGE 12,13,14,15

LPC

PATA

SATA

PATA

AZALIA

PCI

USB

PCIE x1

PCIE x1

PATA HDD
PAGE 47

SATA HDD
PAGE 47

ODD
PAGE 47

AZALIA CODEC
AD1986A
PAGE 38

SPDIF
PAGE 39

MDC
PAGE 32

MINICARD
PAGE 33

NEWCARD
PAGE 37

AMP
PAGE 39

Speaker
PAGE 39

MIC
Pre-AMP
PAGE 46

Sub-Woofers
PAGE 46

USB Port X4
PAGE 42

CMOS Camera
PAGE 33

Bluetooth
PAGE 49

Finger Print
PAGE 27

ASUS ASUSTeK COMPUTER INC. NPI		Title : BLOCK DIAGRAM	
Size	Project Name	Engineer: Arthur & Bruce Chen	
Custom	P/N	T12J	
Date: Monday, May 29, 2006		<OrgAddr2>	
		Rev	2.0
		Sheet	1 of 65

EC ITE8511 GPIO List

Pin	Pin Name	Signal Name	Type	Active
32	PWM0/GPA0	NC		GPO
33	PWM1/GPA1	FAN_PWM	O	High
36	PWM2/GPA2	NC		GPO
37	PWM3/GPA3	NC		GPO
38	PWM4/GPA4	CHG_LED_UP#	O	Low
39	PWM5/GPA5	PWR_LED_UP#	O	Low
40	PWM6/GPA6	BATSEL_3S#	O	Low
43	PWM7/GPA7	LCD_BACKOFF#	O	Low
153	RXD/GPB0	NUM_LED	O	High
154	TXD/GPB1	CAP_LED	O	High
162	GPB2	SCRL_LED	O	High
163	SMCLK0/GPB3	SMB0_CLK	I/O	
164	SMDAT0/GPB4	SMB0_DAT	I/O	
5	GA20/GPB5	A20GATE	O	High
6	KBRST#/GPB6	RC_IN#	O	Low
165	GPB7	THRO_CPU	O	High
47	CLKOUT/GPC0	NC		GPO
169	SMCLK1/GPC1	SMB1_CLK	I/O	
170	SMDAT1/GPC2	SMB1_DAT	I/O	
171	GPC3	NC		GPO
172	TMR10/WUI2/GPC4	ACIN_OC#	I	Low
175	GPC5	OP_SD#	O	Low
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	Low
1	CK32KOUT/GPC7	NC	O	GPO
26	RI1#/WUI0/GPD0	PM_SUSB#	I	Low
29	RI2#/WUI1/GPD1	PM_SUSC#	I	Low
30	LPCRST#/WUI4//GPD2	BUF_PLT_RST#	I	Low
31	ECSCI#/GPD3	EXT_SCI#	O	Low
41	GPD4	NC		GPO
42	GINT/GPD5	NC		GPO
62	TACH0/GPD6	FAN_TACH	I	High
63	TACH1/GPD7	NC	O	GPO
87	ADC4/GPE0	WLAN_SW#	I	Low
88	ADC5/GPE1	NC	I	
89	ADC6/GPE2	MARATHON#	I	Low
90	ADC7/GPE3	DISTP_SW#	I	Low
2	PWRSW/GPE4	PWR_SW#	I	Low
44	WUI5/GPE5	NC		
24	LPCPD#/WUI6/GPE6	LID_EC#	I	Low
25	CLKRUN#/WUI7/GPE7	WLAN_V_ON#	PU	GPO
110	PS2CLK0/GPF0	/	PU	
111	PS2DAT0/GPF1	/	PU	
114	PS2CLK1/GPF2	/	PU	
115	PS2DAT1/GPF3	/	PU	
116	PS2CLK2/GPF4	TP_CLK		
117	PS2DAT2/GPF5	TP_DAT		
118	PS2CLK3/GPF6	PWRLMT#	I	Low
119	PS2DAT3/GPF7	/	PU	
113	FA16/GPG0	FA16		
112	FA17/GPG1	FA17		
104	FA18/GPG2	FA18		
103	FA19/GPG3	NC		
3	FA20/GPG4	THRM_ALERT#	I	
4	FA21/GPG5	NC		
27	LPC80HL/GPG6	PMTHERM#	O	
28	LPC80LL/GPG7	AC_APR_UC#	I	

EC ITE8511 GPIO List

Pin	Pin Name	Signal Name	Type	Active
48	GPH0	VSUS_ON	O	High
54	GPH1	VSUS_GD#	I	Low
55	GPH2	CPUPWR_GD#	I	Low
69	GPH3	PM_PWRBTN#	O	Low
70	GPH4	SUSC#	O	Low
75	GPH5	SUSB#	O	Low
76	GPH6	CPU_VRON	O	High
105	GPH7	PM_RSMRST#	O	Low
148	GP10	ICH7_PWROK	O	High
149	GP11	NC	O	GPO
152	GP12	NC		GPO
155	GP13	CHG_EN#	O	Low
156	GP14	PRECHG	O	High
168	GP15	BAT_LL#	O	Low
174	GP16	BAT_LEARN	O	High
148	GPL0	WLAN_ON#	I	Low
149	GPL1	BT_ON#	I	Low
152	GPL2	RF_OFF_SW#	I	Low
155	GPL3	RF_LED_ON	I	High
156	GPL4	NC		GPO
168	GPL5	NC		GPO
174	GPL6	NC		GPO

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type	Active
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	
C8	GPIO01/REQ5#	PCI_REQ#5	I	
G8	GPIO02/PIRQE#	PCI_INTE#	I	
F7	GPIO03/PIRQF#	PCI_INTF#	I	
F8	GPIO04/PIRQG#	PCI_INTG#	I	
G7	GPIO05/PIRQH#	PCI_INTH#	I	
AC21	GPIO06	BTLED_ON	O	
AC18	GPIO07	NC	I	
E21	GPIO08	EXTSMI#	I	
E20	GPIO09	SATA_DET#0	I	
A20	GPIO10	NC	O	
B23	SMBALERT#/GPIO11	SMB_ALERT#	PU	
F19	GPIO12	KBC_SCI#	I	
E19	GPIO13	NC	O	
R4	GPIO14	NC	O	
E22	GPIO15	WLAN_LED#	O	
AC22	GPIO16	PM_DPRSPLVR	O	
D8	GPIO17/GNT5#	PCI_GNT#5	O	
AC20	GPIO18/STP_PCI#	STP_PCI#	O	
AH18	GPIO19/SATA1GP	NC	PU	
AF21	GPIO20/STP_CPU#	STP_CPU#	O	
AE19	GPIO21/SATA0GP	NC	PU	
A13	GPIO22/REQ4#	PCI_REQ#4	I	
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O	
R3	GPIO24	P4G_LED#	O	
D20	GPIO25	NC	O	
A21	GPIO26/EL_RSVD	BT_DET#	I	
B21	GPIO27/EL_STATE0	NC	I	
E23	GPIO28/EL_STATE1	NC	I	
C3	GPIO29/OC#5	USB_OC#5	I	
A2	GPIO30/OC#6	NEWCARD_OC#	I	
B3	GPIO31/OC#7	USB_OC#7	I	
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	
AC19	GPIO33/AZ_DOCK_EN#	NC	O	
U2	GPIO34/AZ_DOCK_RST#	NC	O	
AD21	GPIO35	NC	O	
AH19	GPIO36/SATA2GP	NC	O	
AE19	GPIO37/SATA3GP	PCB_ID0	I	
AD20	GPIO38	PCB_ID1	I	
AE20	GPIO39	PCB_ID2	I	
A14	GNT4#/GPIO48	PCI_GNT#4	O	
AG24	GPIO49/CPUPWRGD	H_PWRGD	O	

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	C
1394	AD17	0	B
LAN	AD23		



PCIe Device	Bus		
RTL8111B	PE(T/R)(p/n)1		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
CPU Thermal Sensor(ADT7473)	01011100x (5C)
VGA Thermal Sensor(ADT7473)	0100000x (40)


		Title : GPIO SETTING	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006		Sheet	2 of 65






AGTL+ I/O Voltage Reference




**CPU +VCORE
Bulk-Decoupling
Capacitors**




**CPU +VCORE
Mid-Frequency
Capacitors**






+VCORE Mid-Frequency Capacitor
Intel: 22UF *32
R1F: 10UF *16
+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4



**CPU +VCCP
Decoupling
Capacitors**




**CPU +VCCA
Decoupling
Capacitors**






For Calibrating the FSB I/O Buffer






SCOMP

For Slew Rate Compensation on the FSB



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



GMCH Strapping


CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)




CFG7 : CPU Strap

0 = DT/Transportable CPU
1 = Mobile CPU (D)




CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)




CFG10 : HOST PLL VCO Select

0 = Reserved
1 = Mobility (D)



CFG11 : PSB 4x CLK Enable

0 = 4x Enable
1 = 8x Enable (D)



CFG13:12 : GMCH Test Mode

00 = Partial CLK Gating Disable
01 = XOR Mode Enable
10 = All Z Mode Enable
11 = Normal Operation (D)


CFG15 : ICH RESET Disable

0 = ICH Reset Disable
1 = Normal Operation (D)




CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




CFG18 : VCC Select

0 = 1.05V (D)
1 = 1.5V



CFG19 : DMI Lane Reversal

0 = Normal Operation (D)
1 = Lanes Reversed




Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.

CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown resistors.

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H






Layout Note:
Route as short as possible



Title : NB-945PM(DMI & CFG)




Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev	1.2
Custom	P/N	<OrgAddr2>		
Date	Monday, May 29, 2006	Sheet	6	of 65

















ACZ_SDIN0	CODEC
ACZ_SDIN1	MODEM



















03G151236210 DDR2 16M*16-2.5 1.8V FBGA-84 HYNIX/HY5PS561621AFP-2




VRAM 64MB delete U2303,U2304






Pin define is the same as A7




LCD LVDS Interface

BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.




USB PORT 6 for USB CAMERA




Co-layout L1808 with RN1801

ASUS		Title LVDS & INVERTER CONN	
ASUSTek COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	PIN	<OrgAddId>	1.2
Date: Monday, May 29, 2006		Sheet 24 of 65	



Thermal Sensor



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS

15 mils
=====GND


```
=====H_THERMDA(10 mils)
```

10 mils
=====H_THERMDC(10 mils)


10 mils
=====GND

15 mils
-----OTHER SIGNALS


Avoid FSB, Power



DC FAN Control







		Title : THE SENSOR & FAN	
ASUSTek COMPUTER INC NPI		Engineer: <i>Arthur & Bruce Chen</i>	
Size <i>Custom</i>	Project Name T12J	Rev 2.0	
P/N	<OrgAddr>		
Date: <i>Monday, May 29, 2006</i>		Sheet <i>28</i> of <i>65</i>	



Request	Control net
PCIE_REQ1#	PCIE0(#), PCIE6(#)
PCIE_REQ2#	PCIE1(#), PCIE8(#)
PCIE_REQ3#	PCIE2(#), PCIE4(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)

CLK_MCH_BCLK	R2904	2	49.90hm 1%
CLK_MCH_BCLK#	R2905	2	49.90hm 1%
CLK_CPU_BCLK	R2906	2	49.90hm 1%
CLK_CPU_BCLK#	R2907	2	49.90hm 1%
CLK_PCIE_NEWCARD	R2908	2	49.90hm 1%
CLK_PCIE_NEWCARD#	R2909	2	49.90hm 1%
CLK_PCIE_MINICARD	R2910	2	49.90hm 1%
CLK_PCIE_MINICARD#	R2911	2	49.90hm 1%
CLK_MCH_3GPLL	R2912	2	49.90hm 1%
CLK_MCH_3GPLL#	R2913	2	49.90hm 1%
CLK_PCIE_ICH	R2914	2	49.90hm 1%
CLK_PCIE_ICH#	R2915	2	49.90hm 1%
CLK_SATA_ICH	R2916	2	49.90hm 1%
CLK_SATA_ICH#	R2917	2	49.90hm 1%
CLK_PCIE_NV	R2918	2	49.90hm 1%
CLK_PCIE_NV#	R2919	2	49.90hm 1%



ASUS

ASUSTek COMPUTER INC. NPI

Size: Custom

Project Name: P/N



Date: Monday, May 29, 2006



Title: CLOCK GEN-ICS954310

Engineer: Arthur & Bruce Chen





Rev: 2.0

Sheet 29 of 65







RJ11&RJ45 Port




Change
12G142111120 R1.1


MDC CONNECTOR




ASUS [®]			Title : MDC & RJ45+11	
ASUSTek COMPUTER INC. NPI			Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J		Rev
Custom	P/N	<OrgAddr2>		1.2
Date:	Monday, May 29, 2006	Sheet	32	of 65





FOR DEDUG CARD USED







Card Detect Table		
	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low


For Memory Stick Duo Adaptor shielding ground issue




Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU




ASUS			Title : 4 in 1 CARD READER	
ASUSTek COMPUTER INC NPI			Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J		Rev
Custom	P/N	<OrgAddr2>		1.2
Date:	Monday, May 29, 2006	Sheet	36	of 65






SUSB_ON change to
SUSB# ---R1.1




!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V



NewCard
Ejecter



ASUS		Title : NEWCARD	
ASUSTek COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date:	Monday, May 29, 2006	Sheet	37 of 65



Headphone & Middle/High Range Frequency Amplifier (Tweeter)

FL = TBD
FH = TBD

C3907, C3914 change from 0.47 to 10UF/6.3V ---R1.2

(Headphone Mode) FL = TBD
(Headphone Mode) FH = TBD

R3917 change from 10G212106004030 to 10G212105004010

CE3901, CE3902 (11G041233758) change footprint from cesmd_209x209_h217 to hh_cesmd_260x260_hin---R1.1

For EMI R1.1

For EMI

INTERNAL SPEAKER CONNECTOR

To Internal Speaker Connector


0603 package





Change channel---R1.2

SPDIF JACK

ASUS		Title : AUDIO AMP & SPDIF	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006	Sheet 39 of 65	Rev 1.2	

**For Keyboard
Metrix Define same Z94**






ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


00: PNPCNG Access Register Pair Are 002Eh and 002Fh
 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

0: Normal
 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM


0: Disable Shared Memory with Host BIOS
 1: Enable Shared Memory with Host BIOS



R4306, R4308 10Kohm change to 100Kohm---R1.2




Main Board SW & LED




Small Board and CIR Conn.

LED Board Connector




ASUS		Title : SW/LED/Small Card	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	44	of 65




BAT IN

CON4501 change
package---R1.1



Without Battery & Pull out Adapter


Force OFF = 8.99V



ASUS			Title : DC & BAT IN	
ASUSTek COMPUTER INC NPI			Engineer: Arthur & Bruce Chen	
Size	Project Name		T12J	Rev
Custom	P/N		<OrgAddr2>	0.1
Date: Monday, May 29, 2006		Sheet 45 of 65		


Sub-woofer (Optional)

FL = 100Hz
FH = 1KHz




Sub-woofer Connector (Optional)

(Microphone) FL = 33.86 Hz
(Microphone) FH = 1.8K Hz




CON4601(12G14000106G) package change to 12G14030106E---R1.1

		Title : MIC & PreAMP	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006	Sheet	46	of 65




SATA HDD

HD_CSEL : Pull-Down, HDD as Master




HDD_CSEL : Pull-Down HDD as Master





PATA HDD

CD-ROM

ODD_CSEL : Pull-Up, CDROM as Slave,
Pull-Down, CDROM as Master




Use SATA HDD BOM the
ODD select
R4707(Secondary
Master)




ASUS		Title : SATA-HDD & ODD	
ASUSTeK COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	47	of 65

A Hole / TOP Side




A Hole / Bottom Side




Drill Hole for Fix




A Hole Special / Bottom Side





E Hole for Main board fix




F Hole for CPU




銅柱 Hole for VGA 13GNJ510M170-1




TPM





BLUETOOTH



WLAN/BT ON/OFF Control









ASUS		Title : POWER_I/O_DDR & VTT	
<OrigName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12J	2.0	
Date: Monday, May 29, 2006		Sheet	53 of 65



+3VA0




+2.5VS




POWER PATH & BAT LEARN




BATTERY IN DETECT




ADAPTER IN DETECT



+5VLCM, +5VCHG & +2.5VREF



POWER GOOD DETECTER




TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.5V_PWRGD
TPC28T	PT6008	PWR_OK_VGA


R12_8424

ASUS		Title : POWER_PROTECT	
<OrgName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12J	2.0	
Date: Monday, May 29, 2006	Sheet 58 of 65		


SUSC#_PWR POWER




R11_0317_6101




R11_0317_6102




SUSB#_PWR POWER




ASUS			Title : POWER LOAD SWITCH	
<OrigName>			Engineer: Anny	
Size	Project Name		Rev	
Custom	T12J		2.0	
Date:	Monday, May 29, 2006		Sheet	59 of 65






FOR POWER TEST




Rev	Date	Description
1.0	10/04/05	1. Initial release.
1.1	12/26/05	

Rev	Date	Description



POWER OFF TIMING



POWER ON TIMING

R1.0

Item	Before	After	Reason	Owner	Date

R1.1

Item	Before	After	Reason	Owner	Date
R11_0317_6001	Pull hi to +5VA	Pull hi to +3VA	To meet EC power request		2006.03.17
R11_0317_5401	IC:CM8562GISTR	IC:SI9183DT	Cost down		2006.03.17
R11_0317_6101	SUSB_ON	SUSB#	For EE request		2006.03.17
R11_0317_6102	SUSC_ON	SUSC#	For EE request		2006.03.17
R11_0317_5701	PD5705: 1SS355(07G001007100)	PD5705: RB751V_40(07G004020710)	Down Vf		2006.03.17
R11_0322_5702	Error fumction	Del Error fumction and add PD5707			2006.03.22
R11_0328_5001	mount: PQ5002, PQ5004, PQ5005, PQ5007	unmount: PQ5002, PQ5004, PQ5005, PQ5007	Cost down		2006.03.28
R11_0328_5003	PR5030 16K	PR5030 change to 9.31K to tune OCP to 47A			
R11_0404_5101	2.7K	1.2K	避免磁場干擾		2006.03.28
R12_0413_57	AD error and pwr limit function	DEL AD error and pwr limit function	Cost down		2006.04.24
R12_0413_60	batteru OVP protect function	DEL batteru OVP protect function	Cost down		2006.04.24
R12_0427		Add PD5502 and PD5503	Add PD5502 and PD5503 to avoid on1 voltage drop slow when disable.		

R2.0

Item	Before	After	Reason	Owner	Date
R20_0515_5100		add PR5124	Pull ground to avoid vsus_on is float.		2006.05.15

		Title : POWER_PIC	
<OrgName>		Engineer:	
Size Custom	Project Name NAPA		Rev 2.0
Date: Monday, May 29, 2006		Sheet 65 of 65	